DiodeArrayResearch

RelatedTechnology/

VerticallyOrientedNanoelectronics

RelatedTechnology.VerticallyOrientedNanoelectronics History

Hide minor edits - Show changes to markup

@2006.Aug'02--20:35 UTC by hellekin -
Added lines 3-4:

http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg

Deleted line 6:

http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg

Restore
@2006.Aug'02--20:35 UTC by hellekin -
Changed lines 5-6 from:

http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg

to:

http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg This diagram shows the "porous anodic alumina template" created by Purdue engineers to grow carbon nanotubes vertically out of tiny cavities on top of a silicon wafer. The technique might form a foundation for creating future "vertically oriented" nanoelectronic devices that can pack more devices and circuits into a computer chip while keeping the same footprint size as conventional chips. (Birck Nanotechnology Center, Purdue University)

Restore
@2006.Aug'02--20:30 UTC by hellekin -
Added lines 5-6:

http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg

Restore
@2006.Aug'02--20:29 UTC by hellekin -
Added lines 1-5:

Related Technology: Vertically Oriented Nanoelectronics

Read original article online.

< Black Silicon | Articles | Self-Powered Silicon Laser Chips >

Restore
Page last modified on @2006.Aug'02--20:35 UTC