RelatedTechnology.VerticallyOrientedNanoelectronics History
Hide minor edits - Show changes to output
@2006.Aug'02--20:35 UTC
by hellekin -
Added lines 3-4:
%float:right margin:0 20px%[[http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg|http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg]]
Deleted line 6:
%float:right margin:0 20px%[[http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg|http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg]]
@2006.Aug'02--20:35 UTC
by hellekin -
Changed lines 5-6 from:
http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg
to:
%float:right margin:0 20px%[[http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg|http://news.uns.purdue.edu/images/+2006/fisher-nanoLO.jpg]]
This diagram shows the "porous anodic alumina template" created by Purdue engineers to grow carbon nanotubes vertically out of tiny cavities on top of a silicon wafer. The technique might form a foundation for creating future "vertically oriented" nanoelectronic devices that can pack more devices and circuits into a computer chip while keeping the same footprint size as conventional chips. (Birck Nanotechnology Center, Purdue University)
@2006.Aug'02--20:30 UTC
by hellekin -
Added lines 5-6:
http://news.uns.purdue.edu/images/+2006/fisher-nano.jpg
@2006.Aug'02--20:29 UTC
by hellekin -
Added lines 1-5:
!! [[Related Technology]]: Vertically Oriented Nanoelectronics
-> Read [[http://news.uns.purdue.edu/UNS/html4ever/2006/060801.Fisher.vertical.html|original article]] online.
<|[[index|Articles]]|>